Abstract-In modern communication system, both the bandwidth and peak-to-average power ratio of the transmitted signal are increasing rapidly. As a result, the power amplifiers based on linear power amplifiers such as class A, B or AB suffer from very low efficiency. The most promising solutions are the Envelope Tracking (ET) and Envelope Elimination and Restoration (EER) techniques, which can greatly improve the efficiency by employing a dynamic power supply that tracks the envelope of the transmitted signal. This paper presents an implementation of the ET power supply based on a multilevel converter in series with a linear regulator for a satellite application. The multilevel converter consists of a switching capacitors based converter in order to have highly efficient and light solution because the weight of power supply, together with its efficiency, is of the outmost importance for the application. A prototype capable of following a 5MHz RF envelope signal with maximum output power of 40W is fabricated. The experimental results verify the effectiveness of the proposed solution with 96.15% efficiency for the multilevel converter and 75% for the ET power supply. Furthermore, an experimental comparison between Silicon and GaN transistors is conducted in order to verify the benefits of GaN transistors.
INTRODUCTION
With the development of the modern telecommunication, it is imperative to accelerate the data transmitting rate [1] . The radio frequency signals in those efficient modulations are featured with increasing bandwidth and higher peak-toaverage power ratio (PAPR). As a consequence, the linear power amplifier (PA) (class A, B or AB) suffers from low efficiency. The most promising solutions are the Envelope Elimination and Restoration (EER) [2] and Envelope Tracking (ET) [3] [4] techniques, which can greatly improve the efficiency of PAs. In the case of satellite applications, the weight that has to be launched to the space is of the outmost importance, and the reduced power losses can be seen as a decrease of the system weight, due to less heatsinking. Due to this reason, these techniques are gaining on importance in this area as well. In both techniques, ET and EER, the key element is a dc-dc converter called envelope amplifier or envelope tracker. Its task is to provide a varying voltage proportional to the envelope of the transmitted signal.
In the state of the art, there are various solutions for ET power supply, such as single switching-mode converter [5] , switching-mode converters in parallel [6] [7] , linear assisted switching-mode converter [8] [9] . Due to the limited switching frequency, those solutions face the bottleneck to exceed bandwidth of several tens of kHz. Usually, to achieve 1 MHz tracking bandwidth, more than 5 MHz switching frequency is required [10] . Multilevel structure is a good candidate to increase equivalent switching frequency for a higher bandwidth. One of the solutions adopting a multilevel converter in series with a high slew rate linear amplifier [11] is shown in Fig. 1 . Based on this idea, great effort is dedicated to explore a more practical multilevel converter in this paper, which helps reducing power loss and system weight.
A dc-dc converter based on switching capacitor is a good solution for high efficiency, as well as low weight and low occupied space. In [12] , a switching capacitor based voltage divider is implemented with eight transistors, however, the three output voltage levels are dependent on each other. In this 
II. PROPOSED SOLUTION

A. Structure of the proposed multilevel converter
The proposed multilevel converter consists of a switching capacitor based voltage divider and an analog multiplexer. A simplified schematic is presented in Fig. 2 . The voltage divider can provide four voltage levels, and two of these are fixed as Vin (V 4 ) and Vin/2 (V 2 ). In order to maintain the middle voltage V 2 to be half of the input voltage, a flying capacitor is placed between two switching nodes A and B. In these nodes the voltage has a PWM shape and it changes between 0 and Vin/2 (node B) or between Vin/2 and Vin (node A). If a LC low pass filter is placed in these nodes an average voltage proportional to the duty cycle, D, can be obtained, just like in the case of a buck converter. Normally, in the case of the converters based on switching capacitors, the duty cycle is 50% [12] . But, in this solution this can be changed as it will be explained later. Thus, the four output voltage levels can be derived as D *Vin/2, Vin/2, (1+D) *Vin/2 and Vin. Obviously, those four voltage levels can be optimized for a higher overall efficiency with different duty cycle, which is a significant improvement comparing with the proposed solution in [12] , where all the voltage levels are unalterable, proportional to the input voltage and obtained by combining two voltage dividers which increases the complexity of the system. In the multiplexer, SW i (i = 2, 3, 4) are the switches that turn on and off the corresponding voltage levels. The block diodes D 2 to D 4 are in series with SW 2 to SW 4 , respectively, to avoid short circuiting of different voltage levels through the body diode of multiplexer transistors. As seen in Fig. 1(b) , the power loss in the linear amplifier is proportional to the voltage difference between the output voltage of the multilevel converter and linear amplifier. It can be minimized if the voltage provided by the multilevel converter is close enough to the output voltage of the linear amplifier [13] . To realize this, the multiplexer is controlled to turn on and off these voltage levels depending on the characteristics of the envelope signals. Thus, it can supply the linear amplifier with voltage levels that are as close as possible to the output voltage of the linear amplifier. Since the multiplexer operates each switch only when the signal envelope crosses certain threshold level, its switching frequency is much lower than that in the traditional PWM multilevel converter. In this way, the proposed solution has a potential to achieve a higher tracking bandwidth applying relatively low switching frequency.
In the proposed solutions, neither the voltage divider nor the analog multiplexer need precise control of its output voltage, because the linear amplifier that is put in series will perform the precise regulation, which means convenient open loop control can be adopted.
B. Power loss model
A detailed power loss model of the proposed structure is implemented to optimize all the design parameters for the highest efficiency. By combining the power loss model with the probability function of the transmitted signal ρ, the overall efficiency can be modelled precisely.
The power losses of the switching capacitor based voltage divider consist of three parts:
1. the switching losses in the employed transistors; 2. the power losses in the LC filter; 3. power losses in the switching capacitors.
The first two power loss mechanisms can be easily described as in the case of a fast-switching buck converter [15] , and only the third mechanism will be analyzed in details in this paper.
The equivalent circuit of the voltage divider is illustrated in Fig. 3 (a) , where I 1 , I 2 , I 3 are the average currents of correspond voltage levels. When Q 1 and Q 3 turn on, C fly is connected in parallel with C u , otherwise, C fly is connected with C d , as shown in Fig.3 (b) and Fig.3 (c) , respectively. Therefore, when Q 1 and Q 3 are on, the currents in C u , C d and C fly can be expressed as :
And when Q 1 and Q 3 are off, the currents in C u , C d and C fly can be expressed as : 
Therefore, the conduction loss in the switching capacitors can be derived as
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For the transient when two capacitors or voltage source and one capacitor are connected together, the charge balance always exists. Here, we take the turn-on transient for example. And the power losses due to turn-off transient can be obtained accordingly.
Before the switching transient, C fly is connected in parallel with C d , and it is switched to C u when Q 1 and Q 3 turn on. Therefore, the charge through C fly and voltage source can be expressed as: Fig.3 Equivalent circuits of the voltage divider.
As mentioned in [14] , the inherent energy loss due to the voltage difference can be expressed as: 
Where the subscripts 0+ and 0− indicate the instants right before and after the switching transient, respectively. As for the power losses in multiplexer and linear amplifier, the detail calculation can be found in [16] . Once the power losses of the complete converter have been modeled, the optimization algorithm can be started. Fig. 4 illustrates the theoretical efficiency of the proposed envelope amplifier for a 64QAM signals. As seen, the overall efficiency decreases slightly when the switching frequency in voltage divider increases. Therefore, the switching frequency in the voltage divider can be increased for a smaller volume. Besides, since most of the power are consumed in the linear amplifier, the voltage levels that are provided to the linear amplifier are critical for the overall efficiency. In the case of a 64QAM signal, the highest efficiency always presents at duty cycle of 0.4, regardless of the switching frequency in voltage divider.
The relationships between the efficiency and the capacitance of C u and C fly are illustrated in Fig 5. As seen, large capacitance of C u benefits the overall efficiency, but, it goes against the requirement of the small volume and weight in satellite application. Moreover, according to (5), the capacitance of C fly affects the amplitude of conduction current through the transistors. The smaller capacitance of C fly can decrease the conduction current, which reduces the switching losses, however, increases the conduction loss in C u and C d . Thus, the selection of C fly should be a result of the optimization of the overall losses. Fig.6 illustrates the efficiency depending on the ripple currents of L 1 and L 3 , where Δi L1 and Δi L3 refer to the ratios of the ripple current and average current. As seen, the highest efficiency presents when ripple currents equal to two times of the average current. It is the condition for high side transistors to achieve zero current/voltage switching. As it is aforementioned, the voltage divider works with open loop control, and, in order to guarantee stable voltages at their outputs, at each output there are two ceramic capacitors in parallel (each one of 22 μF). Also, as mentioned above, the selection of C fly should be a trade off between the power loss and system volume and in this design three 10 μF ceramic capacitors are placed in parallel.
To make a fair comparison, all the parameters except the transistors are kept the same in two prototypes. The detail implementations are listed in Table 1 .
The triggering logic is implemented in a FPGA that is used as a source of the digital signal reference. The digitalized signal reference is sent to a D/A converter and from there to the linear amplifier. The same reference signal is sent to the triggering logic and to the linear amplifier. To synchronize these two voltages, a digital delay filter is implemented in the FPGA as well, in order to compensate the delays in the system and synchronize the multilevel output voltage with linear amplifier's reference. Fig. 8 and Fig. 9 illustrate the comparison between the measured and estimated efficiency of the first stage (voltage divider stage with buck converters) over different switching frequencies and duty cycles. The solid lines indicate the efficiency curve of calculated results and the dotted lines indicate the measured results. As seen, there is a good agreement between the theoretical efficiency and the measurement, which proves the effectiveness of the power loss model. It also can be seen that the efficiency is inversely related to the switching frequency, however, is almost independent of duty cycle. Therefore, for a higher efficiency the switching frequency of the voltage divider can be lowered. On the other hand, the selection of the duty cycle mainly depends on the efficiency of the linear amplifier. It is important to note that there is little difference between GaN and Silicon devices when switching frequency is lower than 500 kHz. Thus, the GaN devices are more suitable for designs with switching frequencies in MHz range in which the converter should work in order to minimize the overall size. To verify the effectiveness of the proposed solution, the multilevel converter has been tested with different sine-wave signals. Fig. 10 and Fig. 11 show the multilevel output voltage in the case when a reference is a sine-wave of 600 kHz and 3.6 MHz, respectively. The duty cycle for voltage divider is selected as 0.4 in this case. As seen, due to the stray inductors and parasitic capacitors, there is always an additional voltage spike when voltage is switched from one to another level. To reduce those parasitic parameters, special consideration has been paid to the PCB layout:
IV. EXPERIMENTAL RESULTS
1. All switches in multiplexer are kept close to each other; 2. The coper fill of step voltage is reduced for smaller interlayer distributed capacitors.
Unfortunately, the oscillations are always present and may compromise the functionality of the envelope tracker. Fig. 12 depicts the efficiency of the multilevel converter over different tracking frequencies in the case of a sine wave envelope. The efficiency is measured using a resistor as the load of multilevel converter. Since the switching loss for the multiplexer is related to the tracking frequency, the overall efficiency decreases along with the rising tracking frequency. However, the lowest efficiency, occurs at 3.6 MHz tracking frequency, is still higher than 90%. Furthermore, the implemented prototype was tested with a 5 MHz bandwidth 64QAM signal, as shown in Fig.13 . The measured efficiency of the multilevel converter was 96.15% while the efficiency of the overall system was 75%, which shows a great improvement comparing with the multilevel converter based on independent voltage cells [11] . Fig.14 illustrates the measured overall efficiency over different duty cycles， when switching frequency in voltage divider is 150 kHz. As seen, the highest efficiency is obtained when the duty cycle of the first stage is 0.4, which shows a good agreement with the expected maximum obtained by theoretical analysis. The average output power was, approximately, 8W. 
V. CONCLUSIONS
In this paper, a solution for envelope tracking power supply in ET technique is presented. It consists of a multilevel converter in series with a linear amplifier. A switching capacitor based voltage divider in combination with two LC filters is proposed to provide four individual voltage levels. The output voltage levels can be conveniently modulated by alterable duty cycle to maximize the efficiency of the linear amplifier, according to the tracking signals' characteristics. All the transistors are implemented with GaN device to further enhance the overall efficiency. Two prototypes (GaN and Si based) are built to verify the effectiveness of the proposed multilevel converter, which is capable of following a 5 MHz RF signal with maximum output power of 40W. The measured efficiency of the multilevel converter was 96.15% and the overall efficiency was around 75%. The experimental results show that for the switching frequencies in MHz range GaN transistors offer better efficiency than Si devices. This is of crucial importance due to the fact that the size and weight of the proposed converter is dramatically reduced using switching frequencies in this range
